

Terasic Technologies

FFT design on DE5-Net Development Kit




友晶科技 李永杰


ALTERA
UNIVERSITY
PROGRAM

terasic
www.terasic.com

DE5-Net 框图



DE5-Net 应用



1. 复杂Logic Design
2. NetFPGA
3. OpenCL

FFT on DE5-Net

实现方法：

- **FFT Logic Design**
 - 设计者根据自己算法编写代码仿真测试并在FPGA上实现
 - 开发时间，性能难以保证
- **FFT IP in Quartus® II Software (licensed is required)**
 - 设计者直接调用ALTERA FFT MegaCore function
 - 需要额外支付license 费用
 - 开发时间短，性能可以保证
- **DSP Builder**
 - 设计者使用DSP builder提供的Altera FFT simulink lib
 - 适合算法开发验证并最终在FPGA上硬件实现
- **OpenCL**
 - 设计者用OpenCL编程实现 FFT 算法
 - 适合PC或嵌入式平台系统加速运算

FFT Logic Design

参考文献:

1. 基于**FPGA**的超高速**FFT**硬件实现 --- 电子科技大学学报
2. 基于**CORDIC**的一种高速实时定点**FFT**的**FPGA**实现 --- 微电子学与计算机
3. 基于**FPGA**的高速定点**FFT**算法的实现 --- 科学计算与信息处理

FFT IP (1)

QuartusII 15.0 (IP Catalog) Simulation with modelsim-altera

The screenshot displays the Quartus II 15.0 IP Catalog interface. On the left, the IP Catalog search bar contains 'FFT'. The library tree shows 'Installed IP' > 'Library' > 'DSP' > 'Transforms' > 'FFT'. The main window is the 'IP Parameter Editor' for the 'fft_demo.qsys' project, showing the 'Basic' settings for the 'altera fft ii' IP. The 'Basic' settings are circled in red and labeled '基本设置'. The 'Advanced' settings are also visible. The 'Block Symbol' window is circled in red and labeled '基本设置'. The 'Presets' window is also visible at the bottom right, labeled '基本设置'. The 'Messages' window at the bottom shows '0 Errors, 0 Warnings'. The status bar at the bottom right shows 'Generate HDL...' and 'Finish' buttons.

Annotations in the image include:

- Red circles around the 'Details' and 'Example Design...' buttons, with the text 'user guide' above them.
- A red circle around the 'Basic' settings section, with the text '基本设置' below it.
- A red circle around the 'Block Symbol' window, with the text '基本设置' below it.
- A red circle around the 'Presets' window, with the text '基本设置' below it.
- A red circle around the 'Example Design...' button, with the text '加载 example design' next to it.

FFT IP (2)

IP Parameter Editor - fft_demo.qsys (E:\SVN\TR5\test\S5_FFT_SIM\fft_demo.qsys)

File Edit System Generate View Tools Help

Parameters

System: fft_demo Path: fft_ii_0

FFT
altera fft ii

Details
Example Design...

Basic Advanced

Complex Multiplier Options

DSP Block Resource Optimization

高级设置

Details

Block Symbol

Show signals

fft_ii_0

clk

rst

reset_n

sink

sink_valid

sink_ready

sink_error[1..0]

sink_sop

sink_eop

sink_real[17..0]

sink_imag[17..0]

fftps_in[10..0]

inverse

source

source_valid

source_ready

source_error[1..0]

source_sop

source_eop

source_real[28..0]

source_imag[28..0]

fftps_out[10..0]

altera_fft_ii

Presets

Presets for fft_ii_0

Project

Click New... to create a preset.


Library

No presets for FFT 15.0

Apply Update... Delete New...


0 Errors, 0 Warnings

Generate HDL... Finish



FFT IP (3)

设计工程架构



工程包含文件

FFT IP (4)

```
fft_ii_0_example_design.v  fft_demo.v
// fft_demo.v
// Generated using ACDS version 15.0 145
`timescale 1 ps / 1 ps
module fft_demo (
    input wire clk, // clk.clk
    input wire reset_n, // rst.reset_n
    input wire sink_valid, // sink.sink_valid
    output wire sink_ready, // .sink_ready
    input wire [1:0] sink_error, // .sink_error
    input wire sink_sop, // .sink_sop
    input wire sink_eop, // .sink_eop
    input wire [17:0] sink_real, // .sink_real
    input wire [17:0] sink_imag, // .sink_imag
    input wire [10:0] fftpts_in, // .fftpts_in
    input wire [0:0] inverse, // .inverse
    output wire source_valid, // source.source_valid
    input wire source_ready, // .source_ready
    output wire [1:0] source_error, // .source_error
    output wire source_sop, // .source_sop
    output wire source_eop, // .source_eop
    output wire [28:0] source_real, // .source_real
    output wire [28:0] source_imag, // .source_imag
    output wire [10:0] fftpts_out // .fftpts_out
);

fft_demo_fft_ii_0 fft_ii_0 (
    .clk (clk), // clk.clk
    .reset_n (reset_n), // rst.reset_n
    .sink_valid (sink_valid), // sink.sink_valid
    .sink_ready (sink_ready), // .sink_ready
    .sink_error (sink_error), // .sink_error
    .sink_sop (sink_sop), // .sink_sop
    .sink_eop (sink_eop), // .sink_eop
    .sink_real (sink_real), // .sink_real
    .sink_imag (sink_imag), // .sink_imag
    .fftpts_in (fftpts_in), // .fftpts_in
    .inverse (inverse), // .inverse
    .source_valid (source_valid), // source.source_valid
    .source_ready (source_ready), // .source_ready
    .source_error (source_error), // .source_error
    .source_sop (source_sop), // .source_sop
    .source_eop (source_eop), // .source_eop
    .source_real (source_real), // .source_real
    .source_imag (source_imag), // .source_imag
    .fftpts_out (fftpts_out) // .fftpts_out
);
```

FFT IP (5)

```
fft_ii_0_example_design.v  fft_demo.v
// fft_ii_0_example_design.v
// Generated using ACDS version 15.0 145
`timescale 1 ps / 1 ps
module fft_ii_0_example_design (
    input wire core_clk_clk, // core_clk.clk
    input wire core_rst_reset_n, // core_rst.reset_n
    input wire core_sink_valid, // core_sink.valid
    output wire core_sink_ready, // .ready
    input wire [1:0] core_sink_error, // .error
    input wire core_sink_startofpacket, // .startofpacket
    input wire core_sink_endofpacket, // .endofpacket
    input wire [47:0] core_sink_data, // .data
    output wire core_source_valid, // core_source.valid
    input wire core_source_ready, // .ready
    output wire [1:0] core_source_error, // .error
    output wire core_source_startofpacket, // .startofpacket
    output wire core_source_endofpacket, // .endofpacket
    output wire [68:0] core_source_data // .data
);

wire [28:0] core_source_imag; // port fragment
wire [28:0] core_source_real; // port fragment
wire [10:0] core_fftps_out; // port fragment

fft_demo core (
    .clk (core_clk_clk), // clk.clk
    .reset_n (core_rst_reset_n), // rst.reset_n
    .sink_valid (core_sink_valid), // sink.valid
    .sink_ready (core_sink_ready), // .ready
    .sink_error (core_sink_error), // .error
    .sink_sop (core_sink_startofpacket), // .startofpacket
    .sink_eop (core_sink_endofpacket), // .endofpacket
    .sink_real ({core_sink_data[47:30]}), // .data
    .sink_imag ({core_sink_data[29:12]}), // .data
    .fftps_in ({core_sink_data[11:1]}), // .data
    .inverse ({core_sink_data[0]}), // .data
    .source_valid (core_source_valid), // source.valid
    .source_ready (core_source_ready), // .ready
    .source_error (core_source_error), // .error
    .source_sop (core_source_startofpacket), // .startofpacket
    .source_eop (core_source_endofpacket), // .endofpacket
    .source_real (core_source_real), // .data
    .source_imag (core_source_imag), // .data
    .fftps_out (core_fftps_out) // .data
);

assign core_source_data = { core_source_real[28:0], core_source_imag[28:0], core_fftps_out[10:0] };
```

DUT - design under test

fft_demo core (

FFT IP (6)

```
fft_ii_0_example_design.v x fft_demo.v x fft_ii_0_example_design_test_program.sv x fft_ii_0_example_design_tb.v x
// fft_ii_0_example_design_tb.v
// Generated using ACDS version 15.0 145
`timescale 1 ps / 1 ps
module fft_ii_0_example_design_tb (
);
    wire          fft_ii_0_example_design_inst_core_source_valid;          // fft_ii_0_example_design_inst:core_source_vali
    wire [68:0]   fft_ii_0_example_design_inst_core_source_data;          // fft_ii_0_example_design_inst:core_source_data
    wire          fft_ii_0_example_design_inst_core_source_ready;          // fft_ii_0_example_design_inst:core_source_bfm:
    wire          fft_ii_0_example_design_inst_core_source_startofpacket; // fft_ii_0_example_design_inst:core_source_stap
    wire [1:0]    fft_ii_0_example_design_inst_core_source_error;          // fft_ii_0_example_design_inst:core_source_errc
    wire          fft_ii_0_example_design_inst_core_source_endofpacket;    // fft_ii_0_example_design_inst:core_source_endc
    wire [0:0]    fft_ii_0_example_design_inst_core_sink_bfm_src_valid;    // fft_ii_0_example_design_inst_core_sink_bfm:s
    wire [47:0]   fft_ii_0_example_design_inst_core_sink_bfm_src_data;    // fft_ii_0_example_design_inst_core_sink_bfm:s
    wire          fft_ii_0_example_design_inst_core_sink_bfm_src_ready;    // fft_ii_0_example_design_inst:core_sink_ready
    wire [0:0]    fft_ii_0_example_design_inst_core_sink_bfm_src_startofpacket; // fft_ii_0_example_design_inst_core_sink_bfm:s
    wire [0:0]    fft_ii_0_example_design_inst_core_sink_bfm_src_endofpacket; // fft_ii_0_example_design_inst_core_sink_bfm:s
    wire [1:0]    fft_ii_0_example_design_inst_core_sink_bfm_src_error;    // fft_ii_0_example_design_inst_core_sink_bfm:s
    wire          fft_ii_0_example_design_inst_core_clk_bfm_clk_clk;        // fft_ii_0_example_design_inst_core_clk_bfm:cl
    wire          fft_ii_0_example_design_inst_core_rst_bfm_reset_reset;    // fft_ii_0_example_design_inst_core_rst_bfm:res

    fft_ii_0_example_design fft_ii_0_example_design_inst (
        .core_clk_clk          (fft_ii_0_example_design_inst_core_clk_bfm_clk_clk),          // core_clk.clk
        .core_rst_reset_n      (fft_ii_0_example_design_inst_core_rst_bfm_reset_reset),      // core_rst.reset_n
        .core_sink_valid       (fft_ii_0_example_design_inst_core_sink_bfm_src_valid),       // core_sink.valid
        .core_sink_ready       (fft_ii_0_example_design_inst_core_sink_bfm_src_ready),       // .ready
        .core_sink_error       (fft_ii_0_example_design_inst_core_sink_bfm_src_error),       // .error
        .core_sink_startofpacket (fft_ii_0_example_design_inst_core_sink_bfm_src_startofpacket), // .startofpacket
        .core_sink_endofpacket  (fft_ii_0_example_design_inst_core_sink_bfm_src_endofpacket), // .endofpacket
        .core_sink_data        (fft_ii_0_example_design_inst_core_sink_bfm_src_data),        // .data
        .core_source_valid     (fft_ii_0_example_design_inst_core_source_valid),           // core_source.valid
        .core_source_ready     (fft_ii_0_example_design_inst_core_source_ready),           // .ready
        .core_source_error     (fft_ii_0_example_design_inst_core_source_error),           // .error
        .core_source_startofpacket (fft_ii_0_example_design_inst_core_source_startofpacket), // .startofpacket
        .core_source_endofpacket (fft_ii_0_example_design_inst_core_source_endofpacket),    // .endofpacket
        .core_source_data      (fft_ii_0_example_design_inst_core_source_data)            // .data
    );

    altera_avalon_clock_source #(
        .CLOCK_RATE (50000000),
        .CLOCK_UNIT (1)
    ) fft_ii_0_example_design_inst_core_clk_bfm (
        .clk (fft_ii_0_example_design_inst_core_clk_bfm_clk_clk) // clk.clk
    );

    altera_avalon_reset_source #(
        .RESET_HIGH_RESET (0)
    )
```

DUT, BFM for simulation

FFT IP (7)

```
fft_ii_0_example_design.v  fft_demo.v  fft_ii_0_example_design_test_program.sv
19
20 // Console messaging level
21 import avalon_utilities_pkg::*;
22 import verbosity_pkg::*;
23
24 `define VERBOSITY VERBOSITY_NONE
25
26 //BFM hierachy
27 `define CLK tb.fft_ii_0_example_design_inst_core_clk_bfm
28 `define RST tb.fft_ii_0_example_design_inst_core_rst_bfm
29 `define SRC tb.fft_ii_0_example_design_inst_core_sink_bfm
30 `define SNK tb.fft_ii_0_example_design_inst_core_source_bfm
31
32 //Test parameters
33 `define BACK_PRESSURE "false"
34 `define FORWARD_PRESSURE "false"
35
36 `define IN_REAL_FILE "fft_ii_0_example_design_real_input.txt" // Real component of input data, formatted as integers (fixed po
37 `define IN_IMAG_FILE "fft_ii_0_example_design_imag_input.txt" // Imaginary component of input data, formatted as integers (fix
38 `define OUT_REAL_FILE "fft_ii_0_example_design_real_output.txt" // Real component of output data, formatted as integers (fixe
39 `define OUT_IMAG_FILE "fft_ii_0_example_design_imag_output.txt" // Imaginary component of output data, formatted as integers
40 `define OUT_EXP_FILE "fft_ii_0_example_design_exponent_output.txt" // Exponent component of output data, formatted as integers
41 `define OUT_LATENCY_FILE "fft_ii_0_example_design_latency_report.txt" // Exponent component of output data, formatted as inte
42 `define IN_BLK_FILE "fft_ii_0_example_design_blksize_report.txt" // List of block sizes used in variable sized ffts, 1 per lin
43 `define IN_INV_FILE "fft_ii_0_example_design_inverse_report.txt" // List of directions for FFT in bi-directional mode, 1 per li
44 `define DATA REPRESENTATION "Fixed Point" //Fixed or Float or Block Float
45 `define B_IN 16 //32 for SINGLE precision Float
46 `define B_OUT 29 //32 for SINGLE precision Float
47 `define DIRECTION "Bi-directional" // Reverse or Forward or Bi-directional
48 `define DATA_FLOW "Variable Streaming" // Buffered Burst or Burst or Streaming or Variable Streaming
49 `define FFT_LENGTH 1024 //Max for variable size
50
51 `timescale 1ns/1ps
52
53
54
55
56 module test_program();
57
58 //instantiate the testbench system
59 fft_ii_0_example_design_tb tb();
60
61 localparam FFT_REP_WIDTH = $clog2(`FFT_LENGTH+1);
62
63 //BFM related parameters
64 localparam SRC_D_W = 2*`B_IN;
65 localparam SRC_L_W = (`DATA_FLOW == "Variable Streaming") ? FFT_REP_WIDTH : 1; //set to 1 when not used to avoid -1:0 range
66 localparam SRC_INV_W = (`DIRECTION == "Bi-directional") ? 1 : 0;
67
```


仿真包含自定义lib

仿真输入输出文件

仿真时间精度

调用test bench, 并运行DUT

FFT IP (8)



FFT IP (9)

Edit test bench settings for the selected test bench.

Test bench name: **test_program** **test bench name**

Top level module in test bench: test_program

Use test bench to perform VHDL timing simulation

Design instance name in test bench: NA

Simulation period

Run simulation until all vector stimuli are used

End simulation at: [] s

Test bench and simulation files

File name: []

File Name	Library	HDL Version
fft_ji_0_example_design/src/verbosity_pkg.sv		
fft_ji_0_example_design/src/avalon_utilities_pkg.sv		
fft_ji_0_example_design/src/altera_avalon_dock_source.sv		
fft_ji_0_example_design/src/altera_avalon_reset_source.sv		
fft_ji_0_example_design/src/altera_avalon_st_sink_bfm.sv		
fft_ji_0_example_design/src/altera_avalon_st_source_bfm.sv		
fft_ji_0_example_design/src/fft_ji_0_example_design_tb.v		Default
fft_ji_0_example_design/src/fft_ji_0_example_design_test_program.sv		

test bench include file

OK Cancel Help

FFT IP (10)

- 完成设置后开始综合编译，在编译最后一步 EDA netlist writer将要完成时，自动启动 modelsim，并完成仿真，完成仿真后返回 quartusII 并结束综合编译。

	Task	Time
83%	Compile Design	00:05:28
✓	▶▶ Analysis & Synthesis	00:00:59
✓	▶▶ Fitter (Place & Route)	00:02:37
✓	▶▶ Assembler (Generate programming files)	00:00:58
✓	▶▶ TimeQuest Timing Analysis	00:00:37
99%	▶▶ EDA Netlist Writer	00:00:17
	▶▶ Program Device (Open Programmer)	

FFT IP (11)

计算机 > work (E:) > SVN > TR5 > test > S5_FFT_SIM > simulation > modelsim

搜索 modelsim

组织 打开 打印 新建文件夹

名称	修改日期	类型	大小
fft_demo_fft_ii_0_opt_twi2.hex	2015/7/8 16:47	HEX 文件	2 KB
fft_demo_fft_ii_0_opt_twi3.hex	2015/7/8 16:47	HEX 文件	1 KB
fft_demo_fft_ii_0_opt_twi4.hex	2015/7/8 16:47	HEX 文件	1 KB
fft_demo_fft_ii_0_opt_twr1.hex	2015/7/8 16:47	HEX 文件	5 KB
fft_demo_fft_ii_0_opt_twr2.hex	2015/7/8 16:47	HEX 文件	2 KB
fft_demo_fft_ii_0_opt_twr3.hex	2015/7/8 16:47	HEX 文件	1 KB
fft_demo_fft_ii_0_opt_twr4.hex	2015/7/8 16:47	HEX 文件	1 KB
fft_ii_0_example_design_blksize_report	2015/7/8 17:16	文本文档	1 KB
fft_ii_0_example_design_imag_input	2015/7/8 17:16	文本文档	6 KB
fft_ii_0_example_design_imag_output	2015/7/8 18:36	文本文档	23 KB
fft_ii_0_example_design_inverse_report	2015/7/8 17:16	文本文档	1 KB
fft_ii_0_example_design_latency_report	2015/7/8 18:36	文本文档	1 KB
fft_ii_0_example_design_real_input	2015/7/8 17:16	文本文档	12 KB
fft_ii_0_example_design_real_output	2015/7/8 18:36	文本文档	23 KB
modelsim	2015/7/8 18:20	配置设置	11 KB
msim_transcript	2015/7/8 18:52	文件	73 KB
TR5_golden_top.sft	2015/7/8 18:20	SFT 文件	1 KB
TR5_golden_top.svo	2015/7/8 18:20	SVO 文件	28,532 KB
TR5_golden_top.vo	2015/7/8 17:58	VO 文件	28,532 KB
TR5_golden_top_modelsim	2015/7/8 18:20	文本文档	6,011 KB
TR5_golden_top_run_msim_gate_syst...	2015/7/8 18:20	DO 文件	2 KB
TR5_golden_top_run_msim_gate_syst...	2015/7/7 17:56	BAK 文件	2 KB
TR5_golden_top_run_msim_gate_syst...	2015/7/7 19:22	BAK1 文件	2 KB

fft_ii_0_example_design_real_output 修改日期: 2015/7/8 18:36 创建日期: 2015/7/8 17:59
文本文档 大小: 22.5 KB

仿真输出文件， 可以打开查看
仿真结果输出数据


FFT IP (12)

The screenshot displays the ModelSim ALTERA STARTER EDITION 10.3d interface during a simulation. The main window is divided into several panels:


- Instance:** Shows the test_program hierarchy with various components like Src_Data_t, Snk_Channel_t, and test_threads.
- Objects:** Lists simulation objects with their names, values, and types. The object `/test_program/data_counted_in` is highlighted with a red circle, showing a value of 838.
- Processes (Active):** Lists active processes, including several `#ASSIGN#286` entries, all in a 'Ready' state.
- Wave:** Shows a waveform for the signal `/test_program/data_counted_in`, which is currently at a value of 838. A cursor is positioned at 34490000 ps.
- Transcript:** Displays simulation output, including parameter values and a 'Hello from altera_avalon_st_sink_bfm.' message.

```
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - ST_EMPTY_W = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - ST_READY_LATENCY = 0
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - ST_MAX_CHANNELS = 0
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - ST_BEATSPERCYCLE = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - USE_PACKET = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - USE_CHANNEL = 0
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - USE_ERROR = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - USE_READY = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - USE_VALID = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_sink_bfm.__hello: - USE_EMPTY = 0
0: INFO: -----
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - Hello from altera_avalon_st_sink_bfm.
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - $Revision: #1 $
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - $Date: 2015/02/08 $
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - ST_SYMBOL_W = 69
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - ST_NUMSYMBOLS = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - ST_CHANNEL_W = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - ST_ERROR_W = 2
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - ST_EMPTY_W = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - ST_READY_LATENCY = 0
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - ST_MAX_CHANNELS = 0
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - ST_BEATSPERCYCLE = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - USE_PACKET = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - USE_CHANNEL = 0
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - USE_ERROR = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - USE_READY = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - USE_VALID = 1
0: INFO: test_program.tb.fft_ii_0_example_design_inst_core_source_bfm.__hello: - USE_EMPTY = 0
0: INFO: -----
0: verbosity_pkg.set_verbosity: Setting Verbosity level=0 (VERBOSITY_)
```

FFT IP (13)




matlab 仿真，结果可以和modelsim 仿真比对



DSP builder

- 8点基8 DIT FFT



FFT OpenCL


- FFT examples for OpenCL
- <https://www.altera.com/products/design-software/embedded-software-developers/opencl/developer-zone.html#designexamples>

FFT (1D)	<ul style="list-style-type: none"> • Single-precision floating-point optimizations • Single work-item kernel 	<ul style="list-style-type: none"> • Performance 	<p>This design example demonstrates a high-performance 1D radix-4 complex fast Fourier transform (FFT) or inverse fast Fourier transform (IFFT) engine using OpenCL. This example takes advantage of the efficient sliding window data reuse pattern.</p>
FFT Off-Chip (1D)	<ul style="list-style-type: none"> • Single-precision floating-point optimizations • Kernel channels • Optimized memory accesses 	<ul style="list-style-type: none"> • Performance • Getting started with kernel channels 	<p>This design example is a high-performance implementation of a one million point FFT. Such large FFTs cannot be done completely on the FPGA and this example demonstrates how to efficiently manage the memory accesses.</p>
FFT (2D)	<ul style="list-style-type: none"> • Single-precision floating-point optimizations • Kernel channels • Memory access pattern optimizations • Multiple simultaneous kernels • Mix of single work-item and NDRange kernels 	<ul style="list-style-type: none"> • Performance • Getting started with kernel channels 	<p>This design example demonstrates a high-performance 2D radix-4 complex FFT/IFFT engine using OpenCL. This engine is targeted at large problem sizes (1024x1024 by default) and uses global memory to store the intermediate transposition. One aspect highlighted by this example is how to efficiently perform matrix transposition in global memory.</p>

DE5-Net: Altera OpenCL 开发优选平台

▼ HPC

The traditional OpenCL model has a host that passes data to the accelerator system over PCI Express® (PCIe). For the High-Performance Computing (HPC) platform, the system requires a large amount of local bulk storage for processing the data that the host sends to the accelerator. These applications require large amounts of memory bandwidth and are systems where computing power is of most importance. This platform is the standard platform for OpenCL accelerators.



To get started evaluating the standard HPC platform architecture, you can:

- [Download](#) a reference design that runs on the HPC platform and learn the OpenCL application development flow
- Download an HPC platform by one of our Altera Preferred Board vendor boards
- Purchase a commercial off-the-shelf (COTS) board that supports the HPC platform from one of our Altera Preferred Board vendors by clicking their logo below




To learn how to use the reference platforms to create your own custom board, refer to the "Custom" tab below.



▼ Network

The Network platform deviates from the traditional OpenCL model by extracting the datapath from the PCIe command and status path. Data is now streamed into the kernels using I/O channels, without host interaction over two 10 Gb user datagram protocol (UDP) ports. This streaming architecture allows the host to configure the datapath pipeline and then step out of the picture for a much lower latency data processing path that traditional FPGA developers are used to. Applications using this platform are much more concerned with achieving a lower latency result.



To get started evaluating the low-latency Network platform architecture, you can:

- [Download](#) a reference design that runs on the Network platform and learn the OpenCL application development flow
- Download a Network platform by one of our Altera Preferred Board vendors boards
- Purchase a COTS board that supports the Network platform from one of our Altera Preferred Board vendors by clicking their logo below




DE5-Net上实现OpenCL

系统平台实现要求：

- **主机PC**
 - 运行系统: 64位 Windows 7 或 Linux (RHEL or CentOS)系统
 - 带12V供电8/16位的PCIE卡槽)
 - 推荐32GB内存 (最小24GB)
- **Quartus® II 软件(获得许可证)**
 - 64 位分期预约或开发版
 - 安装Stratix® V 器件
 - 安装相同版本的 Altera OpenCL SDK (获得许可证)
- **C 编译器**
 - Microsoft® Visual Studio编译器或者GCC编译器
 - 能编译主机程序
 - 能编译和链接64位代码
- **FPGA 开发板**
 - 安装2片2GB DDR3-SODIMM的 DE5-NET 开发板 (板子标配)

DE5-Net OpenCL 架构

- OpenCL 内核 - 实现加速单元
- OpenCL 主机程序-通过API函数实现主机与内核通信的纯软件程式



实现方法

下载DE5-Net OpenCL Bsp 包以及manual手册

- 官网下载BSP包和manual手册
 - <http://cd-de5-net.terasic.com>

参考manual描述操作

- 安装BSP包到宿主机（windows或linux平台）
- 设置环境变量
- 安装 PCIE驱动
- 验证开发平台的正确性
- 安装开发板
- 编译OpenCL内核
- 编译主机程序
- 测试工程

FFT OpenCL

OUTPUT

```
Launching FFT transform (ordered data layout)
Kernel initialization is complete.
    Processing time = 3.4020ms
    Throughput = 0.3082 Gpoints / sec (30.8224 Gflops)
    Signal to noise ratio on output sample: 124.236435 --> PASSED

Launching inverse FFT transform (ordered data layout)
Kernel initialization is complete.
    Processing time = 3.3848ms
    Throughput = 0.3098 Gpoints / sec (30.9787 Gflops)
    Signal to noise ratio on output sample: 124.227971 --> PASSED

Launching FFT transform (alternative data layout)
Kernel initialization is complete.
    Processing time = 2.1122ms
    Throughput = 0.4964 Gpoints / sec (49.6450 Gflops)
    Signal to noise ratio on output sample: 124.236876 --> PASSED

Launching inverse FFT transform (alternative data layout)
Kernel initialization is complete.
    Processing time = 2.1369ms
    Throughput = 0.4907 Gpoints / sec (49.0689 Gflops)
    Signal to noise ratio on output sample: 124.231472 --> PASSED
```

Technical Support

- Tel : 027-87745390
- Add : China/406, Jingfeng Bld. B, Intl Business Center,
Special No. 1, Guang Gu Rd., Wuhan, China, 430074
- Email : sales@terasic.com.cn / support@terasic.com.cn

Thank you !